hardware
Dynamic Recompilation
A speed technique that translates blocks of the emulated CPU's machine code into the host CPU's native code at runtime and caches the result, rather than interpreting one instruction at a time. Defined in the Emulation and Preservation entry of the archive.